Constraining LDPC degree distributions for improved error floor performance
نویسندگان
چکیده
منابع مشابه
Two Methods for Reducing the Error-Floor of LDPC Codes
We investigate two techniques for reducing the error-floor of low-density parity-check codes under iterative decoding. Both techniques are developed based on comprehensive analytical and simulation studies of combinatorial properties of trapping sets in codes on graphs. The first technique represents an algorithmic modification of beliefpropagation based on data fusion principles and specialize...
متن کاملLDPC Code Density Evolution in the Error Floor Region
This short paper explores density evolution (DE) for low-density parity-check (LDPC) codes at signal-to-noise-ratios (SNRs) that are significantly above the decoding threshold. The focus is on the additive white Gaussian noise channel and LDPC codes in which the variable nodes have regular degree. Prior work, using DE, produced results in the error floor region which were asymptotic in the beli...
متن کاملThe error-floor of LDPC codes in the Laplacian channel
We analyze the performance of Low-Density-Parity-Check codes in the error-floor domain where the Signal-to-Noise-Ratio, s, is large, s 1. We describe how the instanton method of theoretical physics, recently adapted to coding theory, solves the problem of characterizing the error-floor domain in the Laplacian channel. An example of the (155;64;20) LDPC code with four iterations (each iteration ...
متن کاملThe asymptotic error floor of LDPC ensembles under BP decoding
We consider communication over binary memoryless symmetric channels using random elements from irregular low density parity check code (LDPC) ensembles, and belief propagation (BP) decoding. Under the assumption that the corresponding Tanner graph includes a non-vanishing fraction of degree 2 variable nodes, we determine the large blocklength behavior of the bit error rate for noise levels belo...
متن کاملDesign of LDPC Decoders for Low Error Rate Performance
Many classes of high-performance low-density parity-check (LDPC) codes are based on parity check matrices composed of permutation submatrices. We describe the design of a parallel-serial decoder architecture that can be used to map any LDPC code with such structure to a hardware emulation platform. High-throughput emulation allows for the exploration of the low bit error rate (BER) region and p...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Communications Letters
سال: 2006
ISSN: 1089-7798
DOI: 10.1109/lcomm.2006.02001.